

Construction of a VHDL-AMS Simulator in Matlab™





M. Zorzi, F. Franzè, N. Speciale
D.E.I.S., University of Bologna, Italy
e-mail: mzorzi@deis.unibo.it


Abstract:

In this work we describe the digital kernel implementation of the simulator S.A.M.S.A., a tool for the simulation of VHDL-AMS systems in Matlab™. The digital kernel was validated by simulating different systems. In particular we will show the simulation of a low-power multistage decimator for a Δ-S wideband Analog to Digital Converter (ADC). This example was correctly simulated given the same results as other VHDL commercial tools.

SAMSA architecture




Digital kernel algorithm




Example: low power multistage decimator

The proposed example is the VHDL implementation of a low-power multistage decimator for a wideband Δ-S analog to digital converter (ADC). More exactly, the output of a 2-bit 2nd order Δ-S Modulator (DSM) with optimized Noise Transfer Function (NTF) is supposed to be sampled at $F_s=320\text{Ms/s}$ having an oversampling ratio $OSR=F_s/F_B=18.82$ where $F_B=8.5\text{MHz}$ is the baseband frequency of the signal of interest (like could be for example an OFDM signal in the standard IEEE802.11). The simulated decimator down-samples the output of the converter to 20Ms/s applying a decimation factor of $M=16$ and meeting requirements like almost same SNR at the output of the decimator as in input (SNR=60[dB] or 10 equivalent bits), low power consumption (less than 10mW) and latency delay less than 1μs.



Block diagram of the implemented decimator.



Decimated signal power spectral density ($N_r = 1024$ samples)