

By selecting a group of VFs, like the ones shown in Fig. 2, new CCII+ topologies can be generated by exploration on their superimposing with a CM. For instance, in Fig. 2 transistors M1-M4 are synthesizing the small-signal VF, while the other MOSFETs are synthesizing the biasing circuitry, so that node 1 denotes the input port, while node 4 denotes the output port. If MOSFETs MI1c and MI2c are replaced by ideal current sources, then the current at the input port equals to zero, so that $i_y=0$ is accomplished. Now, if the ideal current sources are synthesized by CMs, as it was done for I_o in Fig. 1, new CCII+s can be generated by exploration on the synthesis of current biases by any kind of CM. Most important is that after the generation of all possible CCII+ topologies, the best one can be selected by evaluation of its performance. This can be done by encapsulating its dominant behavior into an analytical design equation [9], at a level of abstraction higher than the transistor one. Afterwards, an optimized design can be generated by calculation of the appropriate sizes of the MOSFETs [10].

3. SYNTHESIS OF THE CFOA

As shown by [4], a CFOA can be synthesized by cascading three basic building blocks, a VF coupled to a current follower (CF) by connecting a floating resistor between them, afterwards, a VF is coupled with the CF by connecting a grounded resistor between the CF and VF. However, this topology can be minimized in components, by superimposing a VF with a CM to generate the CCII+ which is cascaded further to a VF, as shown in [5]. In this manner, many CFOA topologies can be generated by cascading all CCII+ topologies generated as shown in section 2, with any kind of VF, as the ones shown in Fig. 2.

By selecting the CCII+ shown in Fig. 1(b), and by selecting again the VF shown in Fig. 1(a), then the cascading of this circuits generates the CFOA shown in Fig. 3(a). Note that I_o can be eliminated.




Figure 3: (a) Synthesis of a CFOA by cascading a CCII+ with a VF, and (b) its application to implement Chua's diode.

Other VF topologies can be cascaded to the CCII+ shown in Fig. 1(b). For instance, the terminals of a CFOA are labeled by Y, X, and Z to describe the CCII+, and Z, W to describe the VF. As one sees, the current sources I of the VFs can be synthesized by MOSFETs mirroring the current bias reference. In the same manner, although the current biases I , has been synthesized by simple current mirrors, they can be implemented by any kind of CMs, so that other CFOA topologies arise but by using the same small-signal circuitry for the VFs.

4. CMOS DESIGN AND APPLICATIONS OF THE CFOA

In electronics, a very interesting and simplest autonomous circuit which exhibits bifurcation and chaotic phenomena can be implemented by using one inductor, two capacitors, one linear resistor (R), and one nonlinear resistor (N_R), which is well-known as Chua's diode [11]. This third order autonomous chaotic oscillator has been realized by implementing N_R by using commercially available CFOAs [12], which has the advantage that its performance does not depend on a gain-bandwidth tradeoff, as for the design of operational amplifiers.

By using standard CMOS technology of $0.35\mu\text{m}$ from AMIS, by setting $L=1\mu\text{m}$, then all W sizes of all P-channel MOSFETs of the CFOA shown in Fig. 3(a) equal to $92\mu\text{m}$, while all N-channel MOSFETs equal to $W=85\mu\text{m}$. Further, among all possible realizations of Chua's diode (N_R), in Fig. 3(b), it is shown an implementation by using the CFOA shown by Fig. 3(a). The whole CMOS design for N_R is biased by $V_{DD} = 1.2$, $V_{SS} = -1.2$ and $I_{ref} = 20\mu\text{A}$. By using SPICE, the I-V characteristic of N_R is shown by Fig. 4, where the slopes and breaking points can be adjusted by setting the appropriate values to the external elements to the CFOAs. Most important is that the piecewise linear I-V characteristic is well performed, where the breaking points are located at $+114\text{mV}$ and -114mV , while the negative nonlinear behavior is performed between $+400\text{mV}$ and -400mV .




Figure 4: I-V characteristic of N_R implemented as shown by Fig. 3(b).

By using the design of N_R to implement the chaotic oscillator shown in Fig. 5, by setting $L=1\text{mH}$, $C_1=450\text{pF}$, $C_2=1.5\text{nF}$, and $R=1650$, then by using SPICE the double scroll attractor can be generated.

Other chaotic and bifurcation behaviours can be obtained by varying the value of the linear resistor, R. For




Figure 5: Chua's circuit

instance, by selecting V_{C1} and V_{C2} as state variables, the SPICE simulation result with $V(6)$ associated to V_{C2} and $V(1)$ to V_{C1} , is shown by Fig. 6.




Figure 6: Double-scroll attractor

Although SPICE simulation results show the suitability of the CMOS CFOA shown by Fig. 3(a), to be used to implement N_R in Chua's circuit, better bifurcation and chaotic behaviors can be obtained by either: selection and optimization of another kind of topology for the CFOA, or by searching for the best element-values in Fig. 3(b) and Fig. 5.

5. CONCLUSION

It has been introduced the guidelines to implement an automatic synthesis methodology for CMOS CCII+s and CFOAs. It has been shown that both active devices can be synthesized by manipulation of VFs and CMs. The CCII+ was synthesized from a VF whose current bias sources, at its output port, should be synthesized without mirroring the current bias reference (I_{ref}). The CFOA was synthesized by cascading a CCII+ with a VF, whose current biases can be synthesized by MOSFETs mirroring I_{ref} , and the current biases at its output port can be eliminated.

Finally, it has been shown that a CFOA synthesized by executing the guidelines described along the article, can be used to implement linear and nonlinear applications. For instance, by using SPICE and CMOS technology of $0.35\mu\text{m}$, Chua's diode was implemented to simulate a chaotic oscillator generating the double scroll.

6. REFERENCES

- [1] Tathagato R. Dastidar, P.P. Chakrabarti, Partha Ray, A Synthesis System for Analog Circuits Based on Evolutionary Search and Topological Reuse, IEEE Evolutionary Computation, vol. 9, no. 2, 2005, pp. 211-224.
- [2] Danica Stefanovic, Maher Kayal, and Marc Pastre, PAD: A New Interactive Knowledge-Based Analog Design Approach, Analog Integrated Circuits and Signal Processing, 42, 2005, pp. 291-299.
- [3] E. Bruun, Class AB CMOS first generation current conveyor, Electronics Letters, vol. 31, no. 6, pp. 422-423, 1995.
- [4] C. Toumazou, B. Gilbert, G.S. Moschytz, *Trade-Offs in Analog Circuit Design*, Kluwer Academic Publishers, 2002.
- [5] Gaetano Palumbo and Salvatore Pennisi, *Feedback amplifiers: Theory and design*, Kluwer Academic Publishers, 2002.
- [6] Torres-Papaqui L., Torres-Muñoz D., Tlelo-Cuautle E., Synthesis of VFs and CFs by manipulation of generic cells, Analog Integrated Circuits and Signal Processing, accepted, 2005.
- [7] E. Tlelo-Cuautle, D. Torres-Muñoz, L. Torres-Papaqui, On the computational synthesis of CMOS voltage followers, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E88-A, no. 12, 2005.
- [8] H. Shibata, N. Fujii, Analog synthesis by superimposing of sub-circuits, IEEE ISCAS, vol. V, pp. 427-430, 2001.
- [9] C. Sánchez-López, E. Tlelo-Cuautle, "Behavioral Model Generation for Symbolic Analysis of Analog Integrated Circuits," IEEE ISSCS, Iasi, Romania, July 14-15, 2005.
- [10] Torres-Muñoz D., Tlelo-Cuautle E., "Automatic biasing and sizing of CMOS analog integrated circuits," IEEE MWSCAS, Cincinnati, Ohio, August 2005.
- [11] J. M. Cruz and L. O. Chua, A CMOS IC Nonlinear Resistor for Chua's Circuit, IEEE CAS, vol. 39, pp 985-995, 1992.
- [12] R. Senani, S.S. Gupta, Implementation of Chua's chaotic circuit using current feedback opamps, Electronics Letters, vol. 34, no. 9, 1998.