

Predicting the Correlation between Analog Behavioral Models and SPICE Circuits for Robust SoC Verification

Vipin Sharma
Guha Lakshmanan
Sandeep Tare
Sudhind Dhamankar

Outline

- Problem Definition
- Co-sim BMV Workflow
- BMV flow pre-requisites
- Flow setup
- BMV flow execution
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Outline

- **Problem Definition**
- Co-sim BMV Workflow
- BMV flow pre-requisites
- Flow setup
- BMV flow execution
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Problem Definition

SoC Verification Effort = f (accuracy, time)
How do we resolve this tradeoff?

FULL CHIP SPICE

(Ideal case – does not exist)



Accuracy



Time

FULL CHIP HDL

(Preferred, too inaccurate)


Time



Accuracy

CO-SIMULATION


SPICE + RTL (Behavior Models + Digital)



Outline

- Problem Definition
- **Co-sim BMV Workflow**
- BMV flow pre-requisites
- Flow setup
- BMV flow execution
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Co-sim BMV Workflow



Outline

- Problem Definition
- Co-sim BMV Workflow
- **BMV flow pre-requisites**
- Flow setup
- BMV flow execution
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Flow Prerequisites

Cosim-BMV Pre-requisites

Pre-simulation

Parameterized Testbench

All variable stimuli are parameterized

SPICE/Model Consistency

Cell and port names should match

Post-Simulation

Checkers

What are they?

S/W routines that calculate circuit metrics of interest

Checker development

Analog Model Checklist defines circuit metrics of interest
Design & Verification teams are key stakeholders

Outline

- Problem Definition
- Co-sim BMV Workflow
- BMV flow pre-requisites
- **Flow setup**
- BMV flow execution
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Flow Setup

Circuit Parameter File (CPF)

- List of all the test cases
- Cycles the flow for every case

Parameter Template (PT)

- Parameters in SPICE bench
- Every testcase has one PT



COSIM Options File

Allows SPICE testbench & models to work in harmony

Simulator Settings File

Simulator settings for test case

Outline

- Problem Definition
- Co-sim BMV Workflow
- BMV flow pre-requisites
- Flow setup
- **BMV flow execution**
- DCO case study
- Applicability to other mixed-signal circuits
- Conclusion

Flow Execution

- BMV Algorithm
 1. All entries in circuit parameter file (CPF) processed?
 1. If yes, go to step 6
 2. If no, go to next step 2
 2. Do SPICE run
 3. Post process SPICE results
 4. Do Co-simulation run (Invoke cosimPostProcess.pl with –COSIM switch)
 5. Post process COSIM results and go to step 1
 6. Print dashboards (results)
 7. Stop

Outline

- Problem Definition
- Co-sim BMV Workflow
- BMV flow pre-requisites
- Flow setup
- BMV flow execution
- **DCO case study**
- Applicability to other mixed-signal circuits
- Conclusion

DCO

- DCO without
- Only c

Coarse
(PB[6:0])

Medium
AB[64:0]

Fine
TIB[128:0]

Finest
TFB[3:0]

Some Nomenclature...

PVT/PB = Coarse Tuning
ACQ/AB = Medium Tuning
TIB = Fine Tuning
TFB = Finest Tuning

Also,
Freq = 1/(period of osc)

Conversely,
Period of osc = 1/(Freq)


DCO case study – metrics, checkers

- DCO circuit metrics of interest
 - Tuning precision
 - Monotonicity
 - Other controls
- DCO checker development
 - Oscillator frequency/period measurement
 - Monotonicity detection

DCO case study – Monotonicity

TEST ID	CATEGORY	DESCRIPTION
dco_PVT_t1	PVT (Coarse Tuning)	Tune DCO PB inputs from Fmin to Fcenter to Fmax
dco_PVT_t2	PVT (Coarse Tuning)	Tune DCO PB inputs from Fmax to Fcenter to Fmin
dco_AB_t1	ACQ (Medium Tuning)	Tune DCO AB inputs from FminAB to FcenterAB to FmaxAB
dco_AB_t2	ACQ (Medium Tuning)	Tune DCO AB inputs from FmaxAB to FcenterAB to FminAB
dco_TFB_t1	TFB (Fine Tuning)	Tune DCO TFB inputs from FminTFB to FmaxTFB

DCO case study - Tuning precision




DCO case study - controls

!!!Incorrect Behavior!!!

**DCO output is active
When enable is low
And vice versa**

DCO ENABLE

DCO output



DCO case study – results

• TFB, PVT and ACQ dashboards. ACQ

• Quick analysis:

- TFB results show non-monotonic behavior (inversion bug discovered).
- ACQ results show inconsistent steps (close examination concluded that the ACQ input ports were not ordered according to SPEC).
- PVT results look OK.

```

SPEC-vs-SPIICE
MTER          SPEC          CALC          % THRS  PASS/FAIL
PARAMTER -- SPEC          CALC          % THRS  PASS/FAIL
AB_t1         2.12e-12    2.0245e-12   15      PASSED
AB_t2         2.12e-12    2.0245e-12   15      PASSED
AB_t3         1.16e-12    2.5970e-12   15      FAILED
AB_t4         1.26e-12    9.5121e-13   15      FAILED
AB_t5         0.65e-12    1.9544e-13   15      PASSED
dco_TFB_t1    8.0e-14     15          FAILED  <<==

```

```

E-vs-COSIM
MTER          SPICE          CALC          % THRS  PASS/FAIL
PARAMTER      SPICE          CALC          % THRS  PASS/FAIL
AB_t1         1.79e-12    4.8690e-12   15      FAILED  <<==
AB_t2         2.02e-12    5.6215e-12   15      FAILED  <<==
AB_t3         9.67e-13    2.5970e-12   15      FAILED  <<==
AB_t4         9.51e-13    2.6451e-12   15      FAILED  <<==
AB_t5         7.15e-13    1.9478e-12   15      FAILED  <<==
dco_TFB_t1    1           8.7674e-14  15      FAILED  <<==




```

```

I-vs-COSIM
MTER          SPEC          CALC          % THRS  PASS/FAIL
PARAMTER      SPEC          CALC          % THRS  PASS/FAIL
AB_t1         2.12e-12    4.8690e-12   15      FAILED  <<==
AB_t2         2.12e-12    5.6215e-12   15      FAILED  <<==
AB_t3         1.16e-12    2.5970e-12   15      FAILED  <<==
AB_t4         1.26e-12    2.6451e-12   15      FAILED  <<==
AB_t5         0.65e-12    1.9478e-12   15      FAILED  <<==
dco_TFB_t1    8.0e-14     8.7674e-14  15      PASSED

```


DCO case study – TFB inversion bug




DCO case study – Spec incorrect

- -
 -
- ACQ (medium tuning) has 64 bits that are Unit weighted

$$\text{Freq} = f\left(\sum_{\text{acq}[0..63]}\right)$$



DCO Case study – ACQ spec incorrect



Applicability to other mixed signal circuits

- Circuit independent BMV flow
 - Not restricted to discrete circuits (for example DCO)
 - Independent of the type of circuitry
 - Design specific custom checkers make this possible
- CTA (continuous time amplifier) case study highlights
 - Careabouts: gain variation, process corners, bias control and test modes
 - Results
 - Good correlation across all process corners at low gain values
 - Bias current was not modeled

Conclusion

- Functional mismatch can lead to silicon bugs
- Performance mismatch can lead to inaccurate prediction of the system behavior
- Benefits offered by BMV:
 - Models verified against the SPEC
 - Models verified against the circuit
 - Helps in debugging functional issues early on in the project cycle
 - Ensures all specification details are addressed in the model

Last Page Intentionally Left Blank