

# Design and Modeling of a Successive Approximation ADC for the Electrostatic Harvester of Vibration Energy

R. Khalil, A. Dudka, D. Galayo, R. Iskander and P. Basset

Presented by:

F. Pecheux

BMAS 2010, San Jose

23-24 september 2010



- Introduction
  - Harvester operation
  - Smart power management
  - Work goals
- Successive Approximation ADC
  - SAR ADC Architecture
  - SAR ADC Modes
  - Comparator
  - DAC and SAR Control

- SAR ADC into The Harvester Conditioning Circuit
  - Calibration technique
  - Model Results
- Conclusion



Cars




Trains



Aircrafts



Industrial tools




Human  
body



Vibrating structures






Environment surveillance




- $U_{store}$  increases quickly –average power increases and becomes maximal


- $U_{store}$  saturates –average power decreases and drops to zero.








- Power converted is bounded between two limits  $U_1$  and  $U_2$ .
- Power converted must be stored in  $C_{res}$ .
- The output power of the harvester equals 20  $\mu\text{W}$  when  $U_{store}=50\text{V}$ .






- Commutation parameters  $U_1$  and  $U_2$  are calculated with empirical formula.
- $U_1$  and  $U_2$  depends on the initial voltage  $U_{res}$  and  $U_{store}$  in saturation.







- Calibration cycles are needed
- Analog to Digital Converter is needed







- Create an interface between the harvester and the smart power management.
- Measure initial voltage  $U_{res}$  and  $U_{store}$  in saturation to calculate  $U_1$  and  $U_2$
- Calibration mode.
- Estimate the power consumption of this interface.




- The successive approximation ADC is known as one of the best candidates in terms of low power
- The model contains VHDL-AMS block and ELDO netlist blocks using 0.35um AMS technology


- The signal is sampled by the DAC
- DAC output is compared with  $U_{cm}$
- The Comparator output is connected to SAR control.
- SAR controls the switches in the DAC
- 3 references used:  $U_{dd}$ ,  $U_{cm} = U_{dd}/2$  and  $gnd$ .
- SAR ADC modes: sampling mode, inversion mode and charge redistribution mode





- The sampling mode:
  - In the first half of the first clock cycle.
  - DAC Bottom plates are connected to  $U_{in}$ .
  - DAC upper plates are connected to  $U_{cm}$ .
  - $U_{dacTop} = U_{dd} / 2$





- The inversion mode:
  - In the second half of the first clock cycle
  - DAC Bottom plates are connected to  $U_{cm}$
  - $U_{dacTop} = U_{dd} - U_{in}$
  - The output of the comparator represents the MSB



- The charge redistribution mode:
  - In the next  $N$  clock cycles.
  - Depending on the Comparator, the SAR control connects the DAC bottom plates to  $U_{dd}$  or  $gnd$ .
  - At the end of the charge redistribution mode, the digital output bits correspond to input signal .
- The SAR ADC used in the harvester conditioning circuit:
  - 8 bits
  - $T_s = 3.6ms$  and internal clock =  $2.5Khz$




- The comparator is designed using 0.35 $\mu$ m technology (AMS035).
- $U_{dd}=2.5V$
- The comparator is the only analog part in the SAR ADC architecture.
- It is a semi-dynamic clocked architecture.
- The transistors M1 and M2 are used to amplify the input signal.
- The transistors M3, M4, M9 and M10 implement a couple of inverters connected to be a flip-flop.




- The DAC netlist:

- Total capacitance= $(2^{N-1})C_u$
- Binary weighted capacitor array.




- SAR control VHDL-AMS Model:

- Produces the control signals for the switches during the 3 modes.
- Produces the output bits at the end of each conversion




- The SAR ADC input is  $U_{\text{store}}$  divided by 20 ( $U_{\text{store max}}/U_{\text{dd}}$ ).
- SAR ADC output bits are connected to the Flyback switch control.
- Flyback switch control enables the SAR ADC only in the calibration cycle.
- The Calibration cycle repeats rarely.
- The whole harvester system model is mixed







- Calibration is started.
- Measuring initial voltage  $U_{res}$ .
- Measuring  $U_{store}$  in saturation.
- Resolution =  $(2.5/2^8) \cdot 20 = 0.2$  V.
- Flyback disables the SAR ADC.
- $U_1$  and  $U_2$  are calculated.
- Normal cycles are started.



- Example: long time simulation 11 s.
- Calibration cycle repeated every 900ms.
- $U_{res}$  is measured at the beginning of every calibration cycle.
- $U_{res}$  increases during normal mode.



- Interface between the Harvester conditioning circuit and the flyback control is done.
- The estimated power consumed of the SAR ADC is  $1.25\mu\text{W}$  in one step conversion and the average power consumption equals to  $180\text{nW}$ .
  - The comparator is the dominant block in terms of power consumption.
- Calibration technique is implemented to achieve optimal electromechanical conversion .

Thank you