

# Construction of a VHDL-AMS Simulator in Matlab™



M. Zorzi, F. Franzè, N. Speciale  
 D.E.I.S., University of Bologna, Italy  
 e-mail: mzorzi@deis.unibo.it

## Abstract:

In this work we describe the digital kernel implementation of the simulator S.A.M.S.A., a tool for the simulation of Vhdl-Ams systems in Matlab™. The digital kernel was validated by simulating different systems. In particular we will show the simulation of a low-power multistage decimator for a  $\Delta$ - $\Sigma$  wideband Analog to Digital Converter (ADC). This example was correctly simulated given the same results as other VHDL commercial tools.

