Automatic Generation of Compact Semiconductor Device Models using Paragon and ADMS

Vivek Chaudhary, Matt Francis, Wei Zheng, Alan Mantooth, Laurent Lemaitre\*

Mixed Signal CAD Laboratory Department of Electrical Engineering University of Arkansas



\* Freescale Semiconductor Geneva Switzerland





- Introduction
- Abstract Model Representation
- XML Schema
- Modeling Methodology
- Model Compilation
- BSIMSOI Model
- Conclusion

#### Introduction

- Semiconductor device modeling is extremely time consuming
- Model implementation in SPICE-like simulators is cumbersome
- Designers from different scientific backgrounds do not use the same analysis tools or same modeling languages

#### Various Levels of Abstraction



## **Model Representation**



Goals for XML format:

- Simulator independent
- Higher than HDLs
- Captures semiconductor device physics and multi-physics (electro-thermal, etc.)



#### XML:

- Superset of HTML, simple/structured format
- Lends itself to open source and standardization
- Much XML-based technology already exists
  - Example: MathML, used for model expressions, is becoming *de facto* standard for math on the web
- Extensible
- Self-documenting

#### XML Schema-DTD



<?xml version="1.0"?> <!-- DTD --> <!-- model declarations --> <!ELEMENT model (comment?, interface, body+)> <!ATTLIST model name CDATA #REQUIRED version CDATA #REOUIRED > <!ELEMENT comment (#PCDATA)> <!-- model interface --> <!ELEMENT interface (comment?, parameter\*, port\*)> <!-- model parameters --> <!ELEMENT parameter (comment?, validity\*)> <!ATTLIST parameter default CDATA #IMPLIED name CDATA #REOUIRED nature (real | integer | time) #REQUIRED unit CDATA #REOUIRED type (instance | process) #REQUIRED <!-- parameter validity --> <!ELEMENT validity (range+)> <!ATTLIST validity message CDATA #REQUIRED type (note | error | warning) #REQUIRED <!ELEMENT range EMPTY> <!-- range of validity --> <!ATTLIST range min CDATA #REQUIRED max CDATA #REQUIRED exclude max (yes | no) #IMPLIED exclude min (yes | no) #IMPLIED

## XML Schema-DTD



<!-- model interface ports --> <!ELEMENT port (comment?)> <!ATTLIST port

name CDATA #REOUIRED mode (in | out | inout) #REQUIRED nature (electrical | mechanical angular speed | mechanical angular displacement mechanical translational speed mechanical translational displacement | thermal | optical | magnetic) #REQUIRED type (terminal | quantity | signal | logic) **#REOUIRED** <!-- end of model interface declaration --> <!-- model body --> <!ELEMENT body (branch\*, equation\*, piecewise\*, eqblock\*, macromodel\*)> <!ATTLIST body name CDATA #REQUIRED > <!-- model body symbol --> <!ELEMENT symbol (vector graphics)> <!-- model body branch --> <!ELEMENT branch (connection+, quantity+, equation\*, piecewise\*, eqblock\*, comment?)> <!ATTLIST branch name CDATA #IMPLIED > <!-- model body branch quantity --> <!ELEMENT quantity EMPTY> <!ATTLIST quantity name CDATA #REQUIRED nature (through | across) #REQUIRED type CDATA #IMPLIED unit CDATA #IMPLIED

## XML Schema-DTD



<!-- model body macromodel --> <!ELEMENT macromodel (connection\*, comment?, macromodel.parameter, macromodel.architecture)> <!ATTLIST macromodel name CDATA #REQUIRED

filename CDATA #REQUIRED

<!ELEMENT macromodel.parameter EMPTY> <!ATTLIST macromodel.parameter name CDATA #REQUIRED value CDATA #REQUIRED

<!ELEMENT macromodel.architecture EMPTY> <!ATTLIST macromodel.architecture name CDATA #REQUIRED

<!-- model body branch/macromodel connection --> <!ELEMENT connection EMPTY> <!ATTLIST connection

name (pos | neg | CDATA) #REQUIRED mappedto CDATA #REQUIRED type (port | param) #REQUIRED

<!-- model/branch equation blocks --> <!ELEMENT eqblock (equation\*, piecewise\*, comment\*)> <!ATTLIST eqblock

nature (simultaneous | sequential) #REQUIRED

<!ELEMENT piecewise (if, elseif\*, else, comment\*)>
<!ELEMENT if (condition, equation+, piecewise\*, comment\*)>
<!ELEMENT elseif (condition, equation+, piecewise\*, comment\*)>
<!ELEMENT else (condition, equation+, piecewise\*, comment\*)>
<!ELEMENT condition (math)>
<!-- model/branch equations -->
<!ELEMENT equation (math)>
<!ATTLIST equation</pre>

type (sequential | simulataneous | conditional) #REQUIRED

## Modeling Methodology



#### **Model Compilation**

- Model compilation is automatic generation of compact semiconductor device models for various SPICE like simulators
- ADMS is a freely available model compiler for SPICE-like simulators



- Model development time is dramatically reduced
- Generated model is easier to maintain and reuse
- Same abstract representation of the model can be used by a model compiler to generate low level C/C++ code for different simulators

#### Large-Signal Model of BSIMSOI





PARAGON - Model Creator (bsimpd)					
<u>File Editors Tools Generate Import Window Help</u>					
	Topology Editor	Equation Editor			
	ゆ り        『 没 気 団 婰 そ 🛛	+ - X $\frac{y}{x}$ x <sup>y</sup> $\sqrt{x}$ In log e <sup>x</sup> $\frac{dx}{dt}$ $\int$ () For EndF Fr Endf If Ellif Else Endif			
-Arch1	↓	T3 = wdiodCV * pParam_cgd T4 = $\sqrt{(1.0 - 4.0 * T2 / pParam_cgapa)}$ cgdo_eval = pParam_cgdo + T3 - T3 * (1.0 - 1.0 / T4) * (0.5 - 0.5 * T0 / T1) qgdo = (pParam_cgdo + T3) * vgd - T3 * (T2 + 0.5 * pParam_ckappa * (T4 - 1.0)) T0 = vgs + DELTA_1 T1 = $\sqrt{(T0 * T0 + 4.0 * DELTA_1)}$ T2 = 0.5 * (T0 - T1) T3 = wdiosCV * pParam_cgs1 T4 = $\sqrt{(1.0 - 4.0 * T2 / pParam_ckappa)}$ cgso_eval = pParam_cgs0 + T3 - T3 * (1.0 - 1.0 / T4) * (0.5 - 0.5 * T0 / T1) ggso = (pParam_cgs0 + T3) * vgs - T3 * (T2 + 0.5 * pParam_ckappa * (T4 - 1.0))	•		
X		# // Lump the overlap capacitance and S/D parasitics */			
General Model Information	· · · · · · · · · · · · · · · · · · ·	qgd = qgdo			
Model Name: bsimpd		gge = pParam_cgeo * vge			
	· · · · · · · · · · · · · · · · · · ·	Iqjd = d_by_dt(qjd)			
- → → → → → → → → → →	g	<pre>iqjs = d_by_dt(qjs) iqjs = d_by_dt(qse) iqde = d_by_dt(qse) iqdesw = d_by_dt(qsew) iqdesw = d_by_dt(qdesw) iqd_overlap = d_by_dt(qgd) iqs_overlap = d_by_dt(qge) iqd = d_by_dt(qdrn) iqb = d_by_dt(qdrn) iqg = d_by_dt(qdre) iqe = d_by_dt(qgate) iqe = d_by_dt(qsub) </pre>			
- दुर्खे । - दुर्खे nrb दुर्खे nrd दुर्खे nrs दुर्खे pd दुर्खे pdbcp दुर्खे ps	↓ v.gs ↓.qg ↓.qg ↓.qg ↓.qg	<pre>If (here_mode&gt;=0)</pre>	-		
🥵 w	<u>ــــــــــــــــــــــــــــــــــــ</u>	Else I_ii = 0 Endif			

PARAGON - Model Creator (bsimpd)				
<u>File Edit Editors Tools Generate Imp</u>	ort <u>W</u> indow <u>H</u> elp			
] 🗅 🗁 🖶 📑 🐺 🖓 🐼 🛛				
	💾 Topology Editor	Equation Editor		- 🗆 🗙
≟-bsimpd	ゆ り        『 🎉 🖕 🖬 👾 🗧	+ - X <sup>y</sup> / <sub>x</sub> x <sup>y</sup>	$\sqrt{x}$ In log e <sup>x</sup> $\frac{dx}{dt}$ $\int$ () For Endf Fr Endf If Elif Else Endif	
-Arch1	·····	T3 = wdiodCV *	- <pre>- <pre>parameter default="1.8e-11" name="aebcp" nature="Real" unit=""&gt;</pre></pre>	
		$T4 = \sqrt{(1.0 - 4)}$	<comment value=""></comment>	
		qgdo = (pParam_		
	±	T0 = vgs + DELT T1 = $\sqrt{(T0 + T0)}$	- <port mode="inout" name="p" nature="Electrical" type="terminal"></port>	
	····	T2 = 0.5 * (T0)	<comment value=""></comment>	
	Jigg prime	T3 = wdiosCV *	<terminal number="4"></terminal>	
		$cgso_eval = pPa$		
, 		qgso = (pParam_	- <port mode="inout" name="s" nature="Electrical" type="terminal"></port>	
General Model Information		ggd = ggdo	<comment value=""></comment>	
Model Name: bsimpd		das = daso	<terminal number="3"></terminal>	
-Model Connection Points		<pre>lqge = pParam_cg lgid = d by dt(</pre>		
-\Xd		Iqjs = d_by_dt(	- <port mode="inout" name="e" nature="Electrical" type="terminal"></port>	
		Iqse = d_by_dt	<comment value=""></comment>	
-Xa		Iqsesw = d_by_d	<terminal number="0"></terminal>	
-XP	· · · · · · · · · · · · · · · · · · ·	Iqdesw = d_by_d		
- Model Parameters		Iqs_overlap = d	- <port mode="inout" name="d" nature="Electrical" type="terminal"></port>	
- 2 <sup>2</sup> ad		Iqe_overlap = d	<comment value=""></comment>	
🔏aebcp		Iqd = d_by_dt(q Iqb = d by dt(c	<terminal number="1"></terminal>	
🔏 agbcp	· · · · · · · · · · · · · · · · · · ·	Iqg = d_by_dt(c		_
<b>@</b> as		Iqe = d_by_dt(c	- <port mode="inout" name="g" nature="Electrical" type="terminal"></port>	
Comparent for the second s		branch soid	<comment value=""></comment>	
- <u></u>		If (here_mode>=	<terminal number="2"></terminal>	
¿em	····· <del>· ·····························</del>	I_sgidl		
- Control		I_sgidl	<layers></layers>	
Genra A∂nrs	L	Endif		
- ¿cepd			- <body name="Arch1"></body>	
	]_q\$_overlap	Impact Ionization	<internal_node name="n0" type="electrical"></internal_node>	
🔏 ps		If (here_mode>=	<equationcomment value="BSIMPD2.2 model"></equationcomment>	
🌈 psbcp		Else	<equationcomment value=" Author: Vivek Chaudhary"></equationcomment>	
	•	I_ii =	<equationcomment value=" email: vchaudh@uark.edu"></equationcomment>	
		lEndif		

<u>File Edit Editors Tools Generate Imp</u>	ort <u>W</u> indow <u>H</u> elp			
🗅 🗁 🖨   🎼 😳 🎲 🖉	1 🗠 🎹 🖌			
-Open Models	Topology Editor	quation Edito 🔣 bsimpd.va (~\paragon\src\moology\output_verilogA) - GVIM		- 🗆 ×
– bsimpd	♪ ♪   !!!! / ½ ↓ ♪ ∰ ÷ ⊠   + ·	- X <sup>y</sup> / <sub>x</sub> File Edit Tools Syntax Buffers Window Help		
Arch1				
		$= \gamma(1,0) - 1$		
		do = (pPara		
	I_qd_over/ap.	= vgs + DF// Begin Model Interface		
		= $\sqrt{(T0 * [module bsimpd(p, s, e, d, g))};$		
		= U.5 * (!// Declare Model Ports		
		$= \sqrt{(1.0 - 1)}$		
	construction of the second secon	so_eval = 1 inout s;		
) 	contraction of the second s	so = (pPart inout e;		
	:	// Lump the inout d;		
General Model Information	daq	d = qgdo inout g;		
Model Name: bsimpd		s = qgso pBaram electrical p;		
Hodel Connection Points		id = d by d		
-Xq		is = d_by_celectrical e;		
-Xe	╎╴╴╴Ӂ╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╴╧╇╌╴╴╴╧╢║Iqse	se = d_by_ <mark>electrical d;</mark>		
- 🖂 g	· · · ·   · · · 9· · · · · · · · · · ·	de = d_by_electrical g;		
		sesw = d_b)// Declare Model Parameters		
		loverlan <mark>parameter real ps=1.02e=5;</mark>		
- Model Parameters	····· ··· ···· ···· ··· ··· ··· ··· ··	overlap <mark>parameter real pd=1.02e-5</mark> ;		
And And	[]	e_overlap = parameter real ad=1.3e=11;		
(Caulor)	Iqd	d = d_by_d1 <mark>parameter real fmodeltype=1.0;</mark>		
- de aepop	Iqb	p = d_by_d1parameter real nrb=2.5;		
- ¿@agbcp	· · · · · · · · · · · · · · · · · · ·	g = <u>a_py_a</u> a = <u>d_by_d</u> parameter real m=1.0;		Ţ
- Cas	· · · · · · · · · · · · · · · · · · ·	parameter real 1=800.0e-9;		
Cfmodeltype	branc	parameter real agbcp=8.32e=12;		
- <i>4</i> 6	If I	(here_mode parameter real nrd=0.2;		
<i>Ç</i> êm	¦	I_sg: <mark>parameter real</mark> as=1.3e=11;		
- Annto	Else	<pre>se parameter real psbcp=5.2e=6;</pre>		
- Conrd		, <mark>I_<sup>sg:</sup>parameter real w=5.0e=6;</mark>		
- Anrs	μμ	parameter real nrs=0.2;		
- And		<pre>parameter real pdbcp=5.2e=6;</pre>		
Andhen		arameter real aebcp=1.8e-11;		
	Tf	(here mode real EPSOX;		
e ps		I_ii real KboQ;	-	
Copsbcp	Else	se la		
	4 Padd	I_ii = 0		

10/25/2004

PARAGON - Model Creator (bsimpd)

#### **Model Compilation using ADMS**



#### Results

- Duration: about two week to implement and validate the BSIMSOI model in Paragon model and generate C model for Spectre using ADMS.
- Results for all analyses match exactly with native Spectre model

## **DC Characteristics**



## **Interesting Behavior**



#### **Relative Performance**

#### Transient analysis of a 2 transistor circuit





#### **Relative Performance**



Model	CPU time	Time factor
Native Spectre	140ms	1X
Verilog-AMS	33.2s	237X
ADMS	200ms	1.4X

# Radhard Opamp





## DC Curve



## **Open Loop Frequency Response**



#### Conclusion

 Modeling methodology described enables the user to quickly and correctly create new compact semiconductor device models for various SPICE and SPICE-like simulators

Model development time is significantly reduced

#### Conclusion

- Time required to validate and test a new model is also significantly reduced
- Higher-level XML description of the model is easy to maintain, reuse and update and this leads to an increased efficiency in the overall model creation process.