




# ARCHITECTURAL AND PARAMETRIC OPTIMIZATION OF LOW-PASS RF FILTERS IN VHDL- AMS BASED HIGH-LEVEL SYNTHESIS

T. J. Kazmierski and F. A. Hamid  
{tjk,fah99r}@ecs.soton.ac.uk





- RF filter modelling in VHDL-AMS for automated architectural synthesis
- Cell selection and architectural optimization using patterns in VHDL-AMS parse tree
- Three-tier parametric optimization embedded in synthesis
- Case study



Architectural filter  
synthesis from  
VHDL-AMS filter de

FIST - filter  
synthesis system  
Parser produ

# Filter cell models



2 <sup>nd</sup> order cell type	Time-domain equation	Equivalent VHDL-AMS simultaneous statement
Low pass	$V_{in} =$ $Coeff_1 \times \frac{d^2 V_{out}}{dt^2} + Coeff_2 \times \frac{dV_{out}}{dt} + Coeff_3 \times V_{out}$	$vin == coeff1*vout'dot'dot +$ $coeff2*vout'dot + coeff3*vout$
Band pass	$\frac{dV_{in}}{dt} =$ $Coeff_1 \times \frac{d^2 V_{out}}{dt^2} + Coeff_2 \times \frac{dV_{out}}{dt} + Coeff_3 \times V_{out}$	$vin'dot == coeff1*vout'dot'dot +$ $coeff2*vout'dot$ $+ coeff3*vout$
High pass	$\frac{d^2 V_{in}}{dt^2} =$ $Coeff_1 \times \frac{d^2 V_{out}}{dt^2} + Coeff_2 \times \frac{dV_{out}}{dt} + Coeff_3 \times V_{out}$	$vin'dot'dot == coeff1*vout'dot'dot +$ $coeff2*vout'dot + coeff3*vout$



# Sample description of a 1GHz low pass filter

architecture behavioral of filter is

constant a: real:= 4.15e-10;

constant b: real:= 8.64e-20;

constant c: real:= 1.05e-29;

constant d: real:= 7.88e19;

constant e: real:= 6.41e-40;

constant num: real\_vector:= (0,0,a);

constant den: real\_vector:= (b,c,d,e,1.0);

begin

Vout == Vin\*LTF(num,den);

LTF – Laplace Transfer Function


end architecture behavioral;


## Butterworth 4<sup>th</sup> order



- RF filter modelling in VHDL-AMS for automated architectural synthesis
- Cell selection and architectural optimization using patterns in VHDL-AMS parse tree
- Three-tier parametric optimization embedded in synthesis
- Case study

# Architectural optimization process in FIST






Cell selection  
using VHDL-AMS parse tree  
(time domain model)

Found SSS in the form  
 $term1 + term2 + term3$

Deduce filter type from





Cell selection using AMS  
VHDL-AMS parse tree  
(frequency domain model)

Found SSS in the f  
Q2'LTF(num, den)

Static calculator to



- RF filter modelling in VHDL-AMS for automated architectural synthesis
- Cell selection and architectural optimization using patterns in VHDL-AMS parse tree
- Three-tier parametric optimization embedded in synthesis
- Case study



## Accuracy of AC response:

$$err_{total} = \left[ \frac{1}{n} \cdot \sum_{i=1}^n err_i^2 \right]^{1/2}$$

where

$$err_i = \frac{M_i - C_i}{\max(MINVAL, M_i)}, i = 1, n$$


## Combined performance criterion:

$$CF = err_{total} \cdot w + Power$$

# Three-tier parametric optimization



Performance verification is based on full HSPICE simulation in innermost tier






- RF filter modelling in VHDL-AMS for automated architectural synthesis
- Cell selection and architectural optimization using patterns in VHDL-AMS parse tree
- Three-tier parametric optimization embedded in synthesis
- Case study



# Case study: 4<sup>th</sup>-order low-pass 1GHz



configurations selected by synthesiser




1. Simple OTA cascade
2. Wide-swing OTA cascade



**3. LF with simple OTA (BEST)**

4. LF with wide-swing OTA



5. IFLF with simple OTA

6. IFLF with wide-swing OTA

# Case study: 4<sup>th</sup>-order low-pass 1GHz



synthesis results

**BEST**




	Topology	Error figure	Size (no of MOSFETs)	Power (mW)
1	Simple OTA cascade	0.663	20	160
2	Wide-swing OTA with output buffer cascade	0.513	64	2900
3	LF with simple OTA	0.307	20	163
4	LF with wide-swing OTA with output buffer	0.634	64	2900
5	IFLF with simple OTA	0.458	20	111
6	IFLF with wide-swing OTA with output buffer	380	64	420

# Case study: 4<sup>th</sup>-order low-pass 1GHz



HSPICE simulation results showing ideal curve and curve for best configuration







- A methodology has been developed for behavioural modelling in VHDL-AMS and synthesis of RF analogue filters and its implementation named FIST.
- The synthesis algorithm used by FIST is based on the parse tree of the behavioural VHDL-AMS description.
- Inclusive and vital in the synthesis methodology is the parametric optimisation step which works on a selection of filter cells from a library to give the best filter circuit in terms of accuracy.
- Main application is targeted for integrated RF use; the filter cells as well as the optimisation formulation are geared for this application area.
- The feasibility of the presented method has been demonstrated with two case studies of 1GHz 4th order filter synthesis.