### Expected Performance Centering for Analog Designs

**Bao Liu and Andrew Kahng** 

UC San Diego

http://vlsicad.ucsd.edu/~bliu

### Outline

- Existing Robust Analog Design Techniques
- Expected Performance Centering
- Statistical Computation Techniques
- Experiments
- Conclusion

# **VLSI Variability**

Increased variability in nanometer VLSI designs

- Process:
  - OPC → Lgate
  - o CMP → thickness
  - Doping  $\rightarrow$  Vth
- Environment:
  - Supply voltage  $\rightarrow$  transistor performance
  - Temperature  $\rightarrow$  carrier mobility  $\mu$  and Vth

#### These (PVT) variations result in circuit performance

variation PVT Parameter Distributions



Gate/net Delay Distribution

 $d_{2}$  $d_1$ 

### Analog Design Parametric Yield Optimization

- Analog design
  - Complex metrics
  - Strong sensitivity to process variations
- **1.** Robust programming
- **2.** Stochastic programming
- **3.** (explicit parametric yield optimization)
- 4. Design centering
- **5.** Performance centering
- 6. Taguchi's quality loss function

# **Robust Programming**

 Bound design and process parameter variations in polyhedrons or ellipsoids

 $\begin{array}{ll} \textit{Maximize} & \sup_{x \in u} f_0(x) \\ \textit{Subject to} & \sup_{x \in u} f_i(x) \leq 1, \quad i = 1, \dots m \\ & g_i(x) = 1, \quad i = 1, \dots p \\ & x_i > 0, \quad i = 1, \dots n \end{array}$ 

 If the objective and the constraints are all posynomials, this is a geometric programming

# **Stochastic Programming**

#### Explicit parametric yield maximization

Maximize Y Subject to  $Y = \Pr(y < U) = \int_{R} \Pr(x) dx = \int_{\partial R} D(x) dx$  $\nabla \bullet D(x) = \Pr(x)$ 

- Y = parametric yield
- y = design metrics
- U = design specifications
- R = acceptability region

# **Design Centering**

Explicit parametric yield maximization
Yield gradient based greedy optimization
Recursive partition of ellipsoids
Recursive partition of polytopes

Maximum parameter distance (to boundaries of an acceptability region in the design parameter space)

Maximum parameter distance
maximum parametric yield
e.g. 15% Lgate variation

d Max yield Max distance

# **Performance Centering**

- Maximum distance to the boundaries of the performance acceptability region in the performance space
- Performance targeting ≠ yield maximization



# **Taguchi's Quality Loss Function**

- Increases as the circuit performance deviates from the target performance
- Reducing performance variability as a means for both parametric yield maximization and performance targeting



## Outline

- Existing Robust Analog Design Techniques
- Expected Performance Centering
- Statistical Computation Techniques
- Experiments
- Conclusion

# **Expected Performance Margin**

 Expected performance margin in the presence of design parameter variation P(x) is given by

$$\phi(x) = \int_{R} \rho(x+\varepsilon) \Pr(x+\varepsilon) d\varepsilon = \int_{R} \prod_{i} (U_{i} - y_{i}(x+\varepsilon)) \Pr(x+\varepsilon) d\varepsilon$$

- x = design parameters
- $\epsilon$  = variations
- y = design metrics
- U = performance constraints
- R = acceptability region
- $\rho = performance margin$

# **Expected Performance Margin**

• For extremely small variabilities, e.g.,  $P(x+\epsilon)=\delta(\epsilon)$ 

$$\phi(x) = \int \rho(x + \varepsilon) \delta(\varepsilon) d\varepsilon = \rho(x)$$

 $\rightarrow$  expected performance margin = performance margin

• For extremely small performance margin  $\rho(x) = \alpha$ 

$$\phi(x) = \int \alpha \Pr(x + \varepsilon) d\varepsilon = \alpha Y$$

R

- Expected performance margin = parametric yield
- Expected performance margin ∈ Taguchi's quality loss function

### **Expected Performance Centering**

#### Given

- Design parameters x
- Design parameter variabilities  $Pr(x+\varepsilon)$
- Performance constraints y < U

 Find design parameters x\* such that the expected performance margin is maximized

 $\begin{aligned} \text{Maximize} \quad \phi(x) &= \int_{R} \rho(x+\varepsilon) \Pr(x+\varepsilon) d\varepsilon \\ \text{Subject to} \quad \rho(x+\varepsilon) &= \Pi_{i} (U_{i} - y_{i} (x+\varepsilon)) \\ y_{i} (x+\varepsilon) &\leq U_{i}, \quad \forall x+\varepsilon \in R, \forall i \\ x \geq 0 \end{aligned}$ 

### **Expected Performance Centering**

- Input:  $x Pr(x+\varepsilon), y < U$
- Output: x\* s.t. f(x\*) is maximized
- **1.** Construct a performance macromodel y = f(x)
- **2.** Find acceptability region boundaries y = f(x) = U
- **3.** Compute performance margin  $\rho(\mathbf{x})$
- **4.** Computer expected performance margin  $\phi(x)$
- **5.** Find maximum expected performance margin  $\phi(x^*)$

# **Expected Performance Margin** Computation

#### Sampling

$$\phi_{sampling} = \frac{1}{N} \sum_{i=1}^{N} \prod_{i} (U_i - y_i (x + \varepsilon = a_i))$$

posynomial  $\rightarrow$  geometric programming

#### Gaussian integral

$$\int_{0}^{z} \frac{1}{\sqrt{2\pi\sigma}} e^{-\frac{(\varepsilon-\mu)^{2}}{2\sigma^{2}}} d\varepsilon = \frac{1}{2} \operatorname{erf}\left(\frac{z-\mu}{\sqrt{2}\sigma}\right)$$

if y = f(x) is polynomial, Pr(x) is Gaussian

#### Surface integral

$$\phi(x) = \int_{R} \prod_{i} (U_{i} - y_{i}(x + \varepsilon)) \operatorname{Pr}(x + \varepsilon) d\varepsilon = \int_{\partial R} \prod_{i} (U_{i} - y_{i}(x + \varepsilon)) D(x + \varepsilon) d\varepsilon$$
$$\nabla \bullet D(x) = \operatorname{Pr}(x)$$

## Outline

- Existing Robust Analog Design Techniques
- Expected Performance Centering
- Statistical Computation Techniques
- Experiments
- Conclusion

# **Experimental Setup**

- Three-inverter ring oscillator
- Synopsys HSpiceRF simulator
- 70nm Berkeley Predictive Technology Model
- Performance metrics:
  - Oscillation frequency  $f_0 > 1$ GHz
  - ⊙ Phase noise N < −40dB</p>
  - Power consumption P < 1mW
- Delay parameters
  - Transistor channel width and length



# **Experimental Results**

#### Acceptability region and performance contours



# Experiments

- I. Design centering
- I. Performance centering
- **III.** Expected performance centering
- $\rho$  = performance margin
- $\phi$  = expected performance margin

	W	L	ρ	ø
1	128.0	2.91	75.37	65.42
П	128.0	3.04	80.33	67.12
<i>III</i>	128.0	3.00	79.76	67.53

### Outline

- Existing Robust Analog Design Techniques
- Expected Performance Centering
- Statistical Computation Techniques
- Experiments
- Conclusion

## Summary

- We propose maximum expected performance margin as a new analog design objective
- → performance targeting in the presence of small process variations
- → parametric yield maximization (design centering) for small performance margin
- ∈ Taguchi's quality loss function
- Expected performance margin computation and maximization methods

# Thank you !