

Behavioral Modeling and Simulation Conference
San Jose, September 14, 2006

Design in the nano era: a statistical challenge!

Marcel Pelgrom

**Philips Research Laboratories
Prof. Holstlaan 4 (HTC5)
5656 AE Eindhoven, The Netherlands**

marcel.pelgrom@philips.com

Small dimensions on large wafers

Wafer Size History



200mm/1990



300mm/2001



450mm/2012



675mm/2021?



Dai



International Technology Roadmap for Semiconductors






Slide 2

Simulation Conference 2000

IC industry: Quo vadis?

90 nm




22 nm

25 nm


m

20.00 nm




Moore' law: Cost per IC function

Reference point: 30 mm² in CMOS12,




More on a chip: the power crisis



Power= activity x frequency x capacitance x voltage²

Power crisis:



- Need to reduce power supply voltage limited by:**
- sub-threshold leakage
(can be avoided by switching functional blocks)
 - **variability**

Outline

- **Variability: deterministic effects**
- **Variability: statistics**
- **The analog approach**
- **The digital approach**
- **Signal Integrity**
- **Outlook**

Variability: what is it?

Uncontrolled parameter variation between individual transistors or components in one circuit:

intra-die instead of **inter**-die variations.

“Uncontrolled”=

- Technologist: something new on the IEDM
- Designer: something not included in the CAD tools

Variability:

Deterministic effects, but difficult to predict and control:

- Lithographical deviations
- Negative Bias Temperature Instability
- Well Proximity Effect
- Signal integrity
- Stress by wiring or Shallow Trench Isolation
- Temperature gradient
- Substrate noise

Stochastic (random) processes:


- Component mismatch
- Jitter
-and many more effects

Lithography

reticule

Ring Oscillator Frequency - Wafer Distribution Q512PMM-20C7

Center
Donut
(RTA)



**Variability:
90 nm CMOS
Frequency
distribution of
free-running
oscillators
16x7 per reticule**



boundary

Courtesy: Boris Ljevar (Philips)

Random deviations

Stress is used to improve mobility



Layer applied
to create stress



Tensile stress increases electron mobility (30-50%)

Compressive stress increases hole mobility (50-70%)




Shallow trench isolation (STI):



- STI field isolation creates compressive stress
- Increases hole μ , reduces electron μ
- Up to 10% ΔI_{Dsat} at close range
- Links lay-out environnement to current drive

Source: "Observation
after SACOX, C065 STI
Trench morphology »
Crolles 2 alliance
Celine Detcheverry

Stress caused by tiling!




2/1 μm trans.

Mismatch differences caused by mechanical strain differences due to asymmetrical placement of Metal-2 CMP dummies! Current loss of 1-5 %


Substrate Noise:

A designers view



H. Veendrick

The problem:



Interference generator:

every node of the circuit is contributing, depending on frequency components, capacitor, undershoot

Interference channel:

mostly through substrate, but may take short-cuts!

Interference receiver:


every node picks up interference, many (canceling) paths

A simple experiment

0.18 μm CMOS

High-ohmic substrate


Substrate model extracted
by commercial tool:
5487R's and 6765 C's



Courtesy: AMoS/G.Vogels

A simple experiment

8 variants in x,y, guard ring
silicon compared to simulation



70 dB between different layout implementations !

(interferer: 1 MHz sine wave at 100 mV amplitude)

Courtesy: AMoS/G.Vogels



Some observations:

- **Substrate modeling works for simple circuits however also a very accurate description of the power grid is needed!**
- **Simple circuits result in a complex substrate description, interpretation is difficult**
- **No practical solution to simulation with substrate noise**
- **No clue towards interference reduction**


Variability: Deterministic effects

- Many flavors of effects as processes shrink
- Most effects can be kept in check via design rules
- The penalty is in additional area, labor and power.
- Transfer of designs becomes more difficult:
“annotated designs”
- Simulation approach is unclear.

Outline


- Variability: deterministic effects
- **Variability: statistics**
- The analog approach
- The digital approach
- Signal Integrity
- Outlook

Limits to accuracy




**Basic limit to accuracy
is the ability
to reproduce exact copies,**

**What are the
basic reasons?**



Stochastic variation



Source: Intel


Granularity on molecular level is reached:

0.25/0.25 transistor = 1200 doping atoms


0.1/0.065 transistor = 60-80 atoms

**Stochastical variations in number of atoms
dominate the component behavior**

CMOS matching




$$\Delta V_T = V_{T1} - V_{T2} \text{ in mV}$$



$$\sigma_{\Delta VT} = \frac{A_{VT}}{\sqrt{WL}} \text{ in mV}$$



The mean variation can be reduced to zero,
The s. d. is prop to the square root of charges

CMOS matching





Ref: M. Pelgrom IEEE JSSC 1989 p. 1433

Matching: CMOS 90nm, W/L=10/5





(simulation)

Matching: CMOS 90nm, W/L=1/0.5



(simulation)



Matching: CMOS 90nm, W/L=0.2/0.1



(simulation)

Global and local variation:

Differential design:



Just increasing the parameter window is no option!

Present approach to statistical sim:

Global variations:

- worst-best case, or
- use random point in parameter space


Local variations:

- $\sigma_{VT} = \frac{A_{VT}}{\sqrt{WL}}$ relates process and size to distribution
- determine per component a unique set of parameters
- run in Monte Carlo mode.

Global and local variations can be used independently


Example:

Differential design:




Substrate noise

Prediction of bandgap:



Prediction of matching in CMOS is good (s.d. within 5-10%)



Yield vs. comparator mismatch



Ref: M.Pelgrom, IEEE J SSC 1994, p.879

Improving performance

**Differential
linearity **errors** in
10-bit CMOS ADC,
before and after
fine tuning
(measured).**



Outline

- Variability: deterministic effects
- Variability: statistics
- **The analog approach**
- The digital approach
- Signal Integrity
- Outlook

Statistical analog design

1985 design:


- Auto-zero techniques
- Dynamic element matching

1985 simulation:

**Simulate with offset sources
on transistor level**

Statistical analog design


Auto-zeroing comparator



Removes off-set at the input, loses time

Statistical analog design

Dynamic Element Matching (DEM)



Averaging out current sources mismatch. THD < -95dB possible
Output currents have to be filtered by RC.

Statistical analog design

1985:

- Auto-zero techniques
- Dynamic element matching

1985:

**Simulate with offset sources
on transistor level**

1995:


- Sub-block techniques
- Data-weighted averaging
- Averaging inputs

1995:

**Statistical models and
Monte-Carlo, digital control
treated as analog circuit**

Statistical analog design

Mismatch averaging




Resistors add the input signal linearly, while the comparator mismatch adds with sqrt.

Ref: Kattmann, K. and Barrow,

Statistical analog design

Data weighted averaging

Digital to analog conversion:



Statistical analog design

1985:

- Auto-zero techniques
- Dynamic element matching

1985:

**Simulate with offset sources
on transistor level**

1995:

- Sub-block techniques
- Data-weighted averaging
- Averaging inputs

1995:

**Statistical models and
Monte-Carlo, digital control
treated as analog circuit**


2005:

- (Sub)-system cancellation
- Error calibration

2005:

**Need for advanced
mixed-level and mixed mode**

Statistical analog design



Present status in analog:

- Analog designers tackle statistical problems on a sub-system level for optimum performance
- These methods involve signal processing of increasing (digital) complexity.
- Co-Simulation in various domains (digital, “MatLab”, extracted lay-out and transistor level) is needed.
- Statistical simulation with Monte-Carlo is no longer acceptable: too time consuming and does not trace the real corner cases.

Outline

- Variability: deterministic effects
- Variability: statistics
- The analog approach
- **The digital approach**
- Signal Integrity
- Outlook

Analog and digital




$$\sigma_{\Delta VT} = \frac{A_{VT}}{\sqrt{W \times L}}, \quad C_{gate} = WLC_{ox}$$

$$E_{gate} = C_{gate} \times \sigma_{\Delta VT}^2 = C_{ox} A_{VT}^2 \approx 100 \text{ kT}$$

Transistor mismatch dominates thermal noise:

- Major issue in many analog components
- Starts bothering digital designers



SRAM 6T cell



Current drive must be sufficient to retain data during read and avoid flipping due to BL pre-charge level.


Cell must allow a write operation by a low bit line

SRAM has mismatch problems




In SRAM 6T cells Static Noise Margin: size of “eye” defines robustness

SRAM static noise margin “32nm”




1000 trials, nominal conditions, predicted A_{VT}

SRAM moving to 7,8, 10 transistor cell



Ref: B. Calhoun, MIT, ISSCC2006



**Timing getting worse
for new generations.**

	0.25 μm	0.18 μm	0.13 μm	90 nm
$\sigma_{\Delta T_2}$	16 ps (Clod=50fF)	21 ps (Clod=50fF)	38 ps (Clod=50fF)	68 ps (Clod=50fF)
$\sigma_{\Delta T_2}$	16 ps (Clod=50fF)	16 ps (Clod=35fF)	22 ps (Clod=25fF)	33 ps (Clod=20fF)

Statistics in digital design

- The first digital paradigms (6T cell) are under discussion due to the statistical challenge.
- More trouble to follow (statistical timing).
- In contrast to analog there is little room to escape in digital.
- How to maintain the digital abstraction without sacrificing too much area/power/performance?
- Digital circuits go analog!
Will digital simulation also go analog?


Variability: What to do?

Actual values from stochastic distributions cannot be predicted.


Circumstances (temp, voltage, process corner) can be measured

More optimum setting can then be achieved

 **Measuring of analog parameters in VLSI ICs**



Signal Integrity Architecture



Petrescu, Pelgrom, Veendrick et al, ISSCC 2006

Silicon

**Four identical functional
cores**


A: No decap

B: Half decap


C: Nominal decap 500pF

D: Double decap


In 90nm CMOS process




Measurements Results




65 nm test chip



V_{ref} in mV



Measurement Results 65 nm



Petrescu, Pelgrom
et al.
ESSCIRC 2006

Date: Sept 14, 2006

Outlook

Variability is one of the main design-technological problems in deep sub micron technology.

- **Most effects are understood and can be addressed either by design rule or by statistical analysis.**
- **Statistical design will become dominant over best-worst case practices.**
- **Digital and analog design come together on circuit but also on block level.**
- **Still a lot of challenge ahead!**

Conclusion

- **In the nanometer era the atomic scale is reached: this inevitably leads to statistics dominating the behaviour of components.**
- **In analog design statistics are part of the design process.**
- **The CAD tools to support the analog circuit solutions are unavailable or immature.**
- **Digital designers rapidly find themselves in trouble facing the same issues.**
- **Solutions on circuit and CAD level will borrow from analog methodologies.**