Behavioral Modeling and Simulation Conference San Jose, September 14, 2006

Design in the nano era: a statistical challenge!

Marcel Pelgrom

Philips Research Laboratories Prof. Holstlaan 4 (HTC5) 5656 AE Eindhoven, The Netherlands


marcel.pelgrom@philips.com

Date: Sept 14, 2006

Small dimensions on large wafers


Wafer Size History

torio Isintan






Simulation Contenence 2000




Moore' law: Cost per IC function

Reference point: 30 mm² in CMOS12,




More on a chip: the power crisis



Power= activity x frequency x capacitance x **Voltage**²

Power crisis:



Need to reduce power supply voltage limited by:

- sub-threshold leakage (can be avoided by switching functional blocks)
- variability

Outline

- Variability: deterministic effects
- Variability: statistics
- The analog approach
- The digital approach
- Signal Integrity
- Outlook

Variability: what is it?

Uncontrolled parameter variation between individual transistors or components in one circuit:

intra-die instead of inter-die variations.

"Uncontrolled"=

- Technologist: something new on the IEDM
- Designer: something not included in the CAD tools

Variability:


Deterministic effects, but difficult to predict and control:

- Lithographical deviations
- Negative Bias Temperature Instability
- Well Proximity Effect
- Signal integrity
- Stress by wiring or Shallow Trench Isolation
- Temperature gradient
- Substrate noise

Stochastic (random) processes:

- Component mismatch
- Jitter

.....and many more effects




Date: Sept 14, 2006

Behavioral Modeling And Simulation Conference 2006 Slide 10

Stress is used to improve mobility

Layer applied to create stress



Tensile stress increases electron mobility (30-50%)


Compressive stress increases hole mobility (50-70%)

Shallow trench isolation (STI):

10.50

77.50


17.5




- STI field isolation creates compresive stress
- Increases hole μ , reduces electron μ
- Up to 10% ΔI_{Dsat} at close range
- Links lay-out environement to current drive

Source: "Observation after SACOX, C065 STI Trench morphology » Crolles 2 alliance Celine Detcheverry

Stress caused by tiling!








2/1 μ m trans.


Mismatch differences caused by mechanical strain differences due to asymmetrical placement of Metal-2 CMP dummies! Current loss of 1-5 %

Date: Sept 14, 2006

Behavioral Modeling And Simulation Conference 2006



Behavioral Modeling And Simulation Conference 2006




Interference generator:

every node of the circuit is contributing, depending on frequency components, capacitor, undershoot Interference channel:

mostly through substrate, but may take short-cuts! Interference receiver:

every node picks up interference, many (canceling) paths


A simple experiment



Courtesy: AMoS/G.Vogels

A simple experiment

8 variants in x,y, guard ring silicon compared to simulation



70 dB between different layout implementations !

(interferer: 1 MHz sine wave at 100 mV amplitude)

Courtesy: AMoS/G.Vogels

Some observations:


- Substrate modeling works for simple circuits however also a very accurate description of the power grid is needed!
- Simple circuits result in a complex substrate description, interpretation is difficult
- No practical solution to simulation with substrate noise
- No clue towards interference reduction

Variability: Deterministic effects


- Many flavors of effects as processes shrink
- Most effects can be kept in check via design rules
- The penalty is in additional area, labor and power.
- Transfer of designs becomes more difficult: "annotated designs"
- Simulation approach is unclear.

Outline

- Variability: deterministic effects
- Variability: statistics
- The analog approach
- The digital approach
- Signal Integrity
- Outlook



Stochastic variation




Source: Intel

Granularity on molecular level is reached: 0.25/0.25 transistor = 1200 doping atoms 0.1/0.065 transistor = 60-80 atoms


Stochastical variations in number of atoms dominate the component behavior

CMOS matching



The mean variation can be reduced to zero, The s. d. is prop to the square root of charges


CMOS matching




Behavioral Modeling And Simulation Conference 2006

Matching: CMOS 90nm, W/L=10/5 0.90 **1.5 volt** Vp 0.80 ♦ typ V SNSD р 0.70 snfp **10** μ**A** × fnsp V_n 0.60 x fnfp 0.50 (simulation) 0.30 0.40 0.50 0.60 0.70 V_n Slide 25

Matching: CMOS 90nm, W/L=1/0.5




Matching: CMOS 90nm, W/L=0.2/0.1



Global and local variation:

Differential design:



Just increasing the parameter window is no option!

Present approach to statistical sim:

Global variations:

- worst-best case, or
- use random point in parameter space

Local variations:


- $\sigma_{v\tau} = \frac{A_{v\tau}}{\sqrt{WL}}$ relates process and size to distribution
- determine per component a unique set of parameters
- run in Monte Carlo mode.

Global and local variations can be used independently

Date: Sept 14, 2006

Example:


Differential design:




Date: Sept 14, 2006

Behavioral Modeling And Simulation Conference 2006 Slide 30

Prediction of bandgap:




Prediction of matching in CMOS is good (s.d. within 5-10%)



Behavioral Modeling And Simulation Conference 2006

Improving performance

Differential linearity errors in 10-bit CMOS ADC, before and after fine tuning (measured).



Outline

- Variability: deterministic effects
- Variability: statistics
- The analog approach
- The digital approach
- Signal Integrity
- Outlook

Statistical analog design


1985 design:

- Auto-zero techniques
- Dynamic element matching on transistor level


1985 simulation: Simulate with offset sources on transistor level

Statistical analog design

Auto-zeroing comparator



Removes off-set at the input, loses time



Output currents have to be filtered by RC.

Statistical analog design

1985:

- Auto-zero techniques
- Dynamic element matching

1985:

Simulate with offset sources on transistor level

1995:


- Sub-block techniques
- Data-weighted averaging
- Averaging inputs

1995:

Statistical models and Monte-Carlo, digital control treated as analog circuit

Statistical analog design

Mismatch averaging



Resistors add the input signal linearly, while the comparator mismatch adds with sqrt.

Ref: Kattmann, K. and Barrow,

Date: Sept 14, 2006

Statistical analog design Data weighted averaging **Digital to analog conversion:** 0 0 Ş

Statistical analog design

1985:

- Auto-zero techniques
- Dynamic element matching

1995:

- Sub-block techniques
- Data-weighted averaging
- Averaging inputs

2005:

- (Sub)-system cancellation
- Error calibration


1985:

Simulate with offset sources on transistor level

1995:

Statistical models and Monte-Carlo, digital control treated as analog circuit

2005: Need for advanced mixed-level and mixed mode




Present status in analog:

- Analog designers tackle statistical problems on a sub-system level for optimum performance
- These methods involve signal processing of increasing (digital) complexity.
- Co-Simulation in various domains (digital, "MatLab", extracted lay-out and transistor level) is needed.
- Statistical simulation with Monte-Carlo is no longer acceptable: too time consuming and does not trace the real corner cases.

Outline


- Variability: deterministic effects
- Variability: statistics
- The analog approach
- The digital approach
- Signal Integrity
- Outlook

Analog and digital



- Major issue in many analog components
- Starts bothering digital designers


SRAM 6T cell



BL pre-charge level.


Cell must allow a write operation by a low bit line

SRAM has mismatch problems




In SRAM 6T cells Static Noise Margin: size of "eye" defines robustness

SRAM static noise margin "32nm"



SRAM moving to 7,8, 10 transistor cell



Ref: B. Calhoun, MIT, ISSCC2006

$\int_{\mathbf{W}_{p}=2W_{n}=8L_{min}} \mathbf{f}_{min} \mathbf{f}_{pi} \mathbf{f}$				
	0.25 μm	0.18 μm	0.13 μm	90 nm
$\sigma_{\Delta T2}$	16 ps	21 ps	38 ps	68 ps
	(Cload=50fF)	(Cload=50fF)	(Cload=50fF)	(Cload=50fF)
$\sigma_{\Delta T2}$	16 ps	16 ps	22 ps	33 ps
	(Cload=50fF)	(Cload=35fF)	(Cload=25fF)	(Cload=20fF)

Date: Sept 14, 2006

Behavioral Modeling And Simulation Conference 2006

Statistics in digital design

- The first digital paradigms (6T cell) are under discussion due to the statistical challenge.
- More trouble to follow (statistical timing).
- In contrast to analog there is little room to escape in digital.
- How to maintain the digital abstraction without sacrificing too much area/power/performance?
- Digital circuits go analog! Will digital simulation also go analog?


Variability: What to do?

Actual values from stochastic distributions cannot be predicted.

Circumstances (temp, voltage, process corner) can be measured


More optimum setting can then be achieved

Measuring of analog parameters in VLSI ICs



Date: Sept 14, 2006

Signal Integrity Architecture




Petrescu, Pelgrom, Veendrick et al, ISSCC 2006

Silicon

- Four identical functional cores
 - A: No decap
 - **B: Half decap**
 - C: Nominal decap 500pF
 - **D: Double decap**

In 90nm CMOS process




Date: Sept 14, 2006


Behavioral Modeling And Simulation Conference 2006

Slide 55


Measurements Results



65 nm test chip



Date: Sept 14, 2006



Outlook

Variability is one of the main design-technological problems in deep sub micron technology.

- Most effects are understood and can be addressed either by design rule or by statistical analysis.
- Statistical design will become dominant over best-worst case practices.
- Digital and analog design come together on circuit but also on block level.
- Still a lot of challenge ahead!

Conclusion

- In the nanometer era the atomic scale is reached: this inevitably leads to statistics dominating the behaviour of components.
- In analog design statistics are part of the design process.
- The CAD tools to support the analog circuit solutions are unavailable or immature.
- Digital designers rapidly find themselves in trouble facing the same issues.
- Solutions on circuit and CAD level will borrow from analog methodologies.