

Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan (R.O.C)

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor $\Delta \Sigma$ Modulator

Electronic Design Automation Laboratory Department of Electrical Engineering National Central University, Taiwan (R.O.C.)

> Author : Wei-Hsiang Cheng (Speaker) Chin-Cheng Kuo Po-Jen Chen Yi-Min Wang Chien-Nan Liu



Introduction

- \blacksquare Second-Order Delta-Sigma ($\Delta\Sigma$) Modulator
- □ Our Bottom-Up Extraction Flow for Non-Ideal Effects
- Experimental Results
- Conclusions





2007/10/12



Wei-Hsiang Cheng

Digital Circuit

Verilog

RTI

EDA-LAB

3

Our Bottom-Up Modeling Flow



Wei-Hsiang Cheng

4



□ Introduction

\square Second-Order Delta-Sigma ($\Delta \Sigma$) Modulator

Top-down Ideal Behavioral Model

Our Bottom-Up Extraction Flow for Non-Ideal Effects

- Experimental Results
- Conclusions



Second-Order SC ΔΣ Modulator



□ Five clock signals to control this operation







□ Architecture



Sampling mode

 $\succ \boldsymbol{\Phi}_1 \text{ on } ; \boldsymbol{\Phi}_2, \boldsymbol{\Phi}_{ref} \text{ off}$









- **SC** Integrator
 - Integration mode



■ Time-domain transfer function

$$C_{1} \cdot V_{i}^{o}(t_{n}) - C_{1} \cdot V_{ref}^{e}(t_{n} + \frac{T}{2}) = C_{2} \cdot \left[V_{1}^{e}(t_{n} + \frac{T}{2}) - V_{1}^{o}(t_{n})\right]$$
$$C_{1} \cdot V_{i}^{e}(t_{n} + \frac{T}{2}) - C_{1} \cdot V_{ref}^{e}(t_{n} + \frac{T}{2}) = C_{2} \cdot \left[V_{1}^{e}(t_{n} + \frac{T}{2}) - V_{1}^{e}(t_{n} - \frac{T}{2})\right]$$

Z-domain transfer function

$$C_{l}V_{i}^{e}(z) - C_{l}V_{ref}^{e}(z) = C_{2}(l-z^{-1})V_{l}^{e}(z)$$

$$V_1^{e}(z) = \frac{C_1}{C_2} \frac{1}{1 - z^{-1}} \left[V_{in}^{e}(z) - V_{out}^{e}(z) \right]$$





Quantizer



□ Circuit behavior

Comparator

If
$$V_+ > V_-$$
, $V_p = V_H$,
else $V_p = V_L$

Latch

If
$$\Phi_l$$
 on, $V_o = V_p$,
else $V_o = V_o$





If
$$\Phi_2$$
 on , $\Phi_{ref+} = \sim V_0$, $\Phi_{ref-} = V_0$
else $\Phi_{ref+} = 0$, $\Phi_{ref-} = 0$



 Φ_{ref+}



□ Introduction

\blacksquare Second-Order Delta-Sigma ($\Delta\Sigma$) Modulator

Our Bottom-Up Extraction Flow for Non-Ideal Effects

- ➢ Extraction Flow
- Finite DC Gain & DC-Level Offset
- Settling Response
- Switch Thermal Noise

Experimental Results

Conclusions



Our Bottom-Up Extraction Flow

Execute the bottom-up extraction flow for non-ideal effects





Extraction Mode



Switch SC integrator to integration mode



Wei-Hsiang Cheng

ED/A-LAB

12



Extraction Patterns





Extraction Pattern 1. ΔV=V₁

Finite DC Gain DC-Level Offset Slew Rate : **SR₁**

2. Δ*V*=*V*₂

Slew Rate : SR₂

3. Δ*V*=*V*₃

Max Slew Rate : SR_{Max} Finite bandwidth : ξ , ω_0 Switch Delay : T_{d_SW}



Wei-Hsiang Cheng



Taiwan R.O.C. National Central University Electrical Engineering EDA LAB

2007/10/12

Non-Ideal Effects

 \square SC integrator seriously affects the performance of $\triangle \Sigma$ modulator



2007/10/12



Extraction – Finite DC Gain



2007/10/12



Extraction – DC-Level Offset

• Extraction patterns : Vref = 1.65 ± 0.4



Wei-Hsiang Cheng

EDA-LAB 16



Settling Response

■ Include switch delay, finite slew rate (SR) and output damping

- □ Two extraction patterns
 - Obtain two real SR value
- One extraction pattern
 - Obtain output damping, switch delay and Max. SR









SR basic formula



Dynamic SR calculation equation

$$\frac{SR_1 - SR_2}{SR_2 - SR_{in}} \approx \frac{V_{ref1} - V_{ref2}}{V_{ref2} - V_{in}} \Longrightarrow SR_{in} \approx SR_2 - \frac{V_{ref2} - V_{in}}{V_{ref1} - V_{ref2}} \times (SR_1 - SR_2)$$

(V_{ref1}, V_{ref2} : Extraction Pattern, SR₁, SR₂ : Extraction Value)





$\square \text{ Extraction patterns}: \text{Vref} = 1.65 \pm 0.4 / 1.65 \pm 0.2$



Output Damping (1/2)

Second-Order Integrator Transfer Function

 $\frac{V_o(s)}{V_i(s)} = \frac{C_1/C_2 \cdot \omega_o^2}{s^2 + 2\xi \omega_o s + \omega_o^2}$

Finite bandwidth effect



□ Hard to obtain damping ratio (ξ) and pole frequency (ω_0)



 \square How to obtain overshoot percent (OS%) and period oscillation (T_d)

> Easier to be measured from the output waveform

Ref P. E. Allen, D. R. Holberg "CMOS Analog Circuit Design" 2nd ed. New York Oxford, 2002

2007/10/12



Output Damping (2/2)

Obtain overshoot percent (OS%), period oscillation (T_d) and Max. slew rate (SR_{Max}) using one extraction pattern



Ref P. E. Allen, D. R. Holberg "CMOS Analog Circuit Design" 2nd ed. New York Oxford, 2002

2007/10/12



Extraction – Output Damping



• Extraction patterns : Vref = 1.65 ± 0.5

2nd SC Integrator

$$V_{initial} = 1.5012 (v), V_{max} = 1.81 (v)$$

$$V_{stable} = 1.7741 (v), T_{d} = 0.772 \times 10^{-6} (s)$$

$$SR_{Max} = 19.56M$$

$$OS\% = \left(\frac{V_{max} - V_{stable}}{V_{stable} - V_{initial}}\right) = \frac{1.81 - 1.7741}{1.7741 - 1.5012}$$

$$= 0.1316$$

$$\xi = \frac{1}{2 \cdot \sqrt{\frac{\left(-\pi/\ln(OS\%)\right)^{2} + 1}{4}}} \cong 0.6$$

$$\omega_{0} = \frac{2\pi}{T_{d} \sqrt{1 - \xi^{2}}} \cong 1.02 \times 10^{7}$$

ED/A-LAB

22

2007/10/12

Extraction – Switch Delay

• Extraction patterns : Vref = 1.65 ± 0.5 2nd SC Integrator 1st SC Integrator 3 2.5 E 2 1.5 500m 10u 10.2u 10u 9.80 9.95u Time (lin) (TIME) Time (lin) (TIME) 1.45 1.85





Switch Thermal Noise

□ Gaussian random variable





$$V_o(t) = \left[V_i(t) + \sqrt{\frac{kT}{Cs}} \cdot n(t)\right] \times DC \ Gain$$

n(t): Gaussian random process with $\mu=0,\sigma=1$

Ref P.Malcovati ,S.Brigati, F.Francesconi, F.Maloberti, P.Cusinato, A.Baschirotto, "Behavioral modeling of switched-capacitor sigmadelta modulators", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: Fundamental Theory and Applications, VOL. 50, NO. 3. MARCH 2003

2007/10/12





□ Introduction

- \square Second-Order Delta-Sigma ($\Delta\Sigma$) Modulator
- Our Bottom-Up Extraction Flow for Non-Ideal Effects
- Experimental Results
- Conclusions



Setup Environment

- Taiwan R.O.C. National Central University Electrical Engineering EDA LAB
- **Second-order** $\Delta \Sigma$ modulator
 - Implement in TSMC 0.25um TT_3V CMOS process
 - \blacktriangleright Oversamping ratio (OSR) = 303
 - Sampling frequency = 12.5MHz
 - Signal frequency = 20.6 KHz
- Our developed behavioral model
 - Verilog-A language
 - Simulated in Analog Artist (Cadence) using Spectre
- Use "wavescan" tool to
 - Show the timing and frequency waveform
 - Calculate Fast Fourier Transform (FFT) and Signal-to-Noise Ratio (SNR)
- FFT & SNR setup parameters
 - Timing range : 800 ns ~ 2622.24 us
 - Signal range : 19.073 KHz ~ 21.362 KHz
 - Noise range : 1.5259 KHz ~ 40.054 KHz
 - Sampling point : 32768







FFT & SNR (HSPICE VS Ideal)



FFT & SNR (HSPICE VS Our)







Taiwan R.O.C. National Central University Electrical Eng ng EDA LAB

□ Our bottom-up extraction approach is suitable for IP-based design

Switch to extraction mode instead of separating into several subblocks

- Actual loading effects and parasites can be considered automatically
- Non-ideal effects can be extracted easily using some extraction patterns

□ Can include the following non-ideal effects

- Finite DC gain & DC-level offset
- Settling response
- Thermal noise

Our model is very close to HSPICE results with less simulation time.





Thanks for your attention ~

2007/10/12

